## MOTOROLA SEMICONDUCTOR TECHNICAL DATA

# MC6809

## 8-Bit Microprocessing Unit

The MC6809 is a high-performance 8-bit microprocessor which supports modern programming techniques such as position independence, re-entrancy, and modular programming.

This third-generation addition to the M6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any 8bit microprocessor.

The MC6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

#### MC6800 COMPATIBLE

- Hardware Interfaces with All M6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

## ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators Can Be Concatenated To Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

## HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency = 4 × E)
- DMA BREQ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- · Early Address Valid Allows Use with Slower Memories
- Early Write Data for Dynamic Memories

#### SOFTWARE FEATURES

- 10 Addressing Modes
  - 6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
  - Long Relative Branches
  - Program Counter Relative
  - True Indirect Addressing
  - Expanded Indexed Addressing:
  - 0-, 5-, 8-, or 16-Bit Constant Offsets
    - 8- or 16-Bit Accumulator Offsets
    - Auto Increment Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 × 8 Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
- · Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## MOTOROLA MICROPROCESSOR DATA

## 3-1363

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range MC6809, MC68A09, MC68B09 MC6809C, MC68A09C, MC68B09C	TA	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage levels (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	AL <sup>#</sup>		сw
Cerdip		60	l
Plastic		100	1

### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$

(1)

where:

= Ambient Temperature, °C

 $\mathsf{T}_{\mathsf{A}}$  $\theta_{\mathsf{JA}}$ = Package Thermal Resistance, Junction-to-Ambient, CW

PD

PINT

=  $P_{INT} + P_{PORT}$ =  $I_{CC} \times V_{CC}$ , Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined PPORT

For most applications PPORT <PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads. An approximate relationship between Pr

$$_{D}$$
 and  $T_{J}$  (if P<sub>PORT</sub> is neglected) is:  
P<sub>D</sub> = K + (T<sub>J</sub> - 273 °C) (2)

Solving equations (1) and (2) for K gives:

$$K = P_{D} \cdot (T_{\Delta} + 273 \cdot C) + 0 J_{\Delta} \cdot P_{D}^{2}$$
(3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of TA.

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5.0 V ±5%, V<sub>SS</sub>=0, T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub> unless otherwise noted)


Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET				Vcc Vcc	v
Input Low Voltage Logic, EXTAL,	RESET	VIL	V <sub>SS</sub> -0.3	-	VSS+08	V
Input Leakage Current (V <sub>in</sub> =0 to 5.25 V, V <sub>CC</sub> =max)	Logic	lin	-		2.5	μA
dc Output High Voltage (I <sub>Load</sub> = - 205 μA, V <sub>C</sub> C = min) (I <sub>Load</sub> = - 145 μA, V <sub>C</sub> C = min) (I <sub>Load</sub> = - 100 μA, V <sub>C</sub> C = min) (I <sub>Load</sub> = - 100 μA, V <sub>C</sub> C = min)	D0-D7 W, Q, E BA, BS	∨он	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	-		v
dc Output Low Voltage (I <sub>Load</sub> = 2.0 mA, V <sub>CC</sub> = min)		VOL	-	-	V <sub>SS</sub> +0.5	v
Internal Power Dissipation (Measured at TA = 0°C in Steady State Operation	)	PINT	-	-	1.0	w
Capacitance * (V <sub>in</sub> = 0, T <sub>A</sub> = 25°C, f = 1.0 MHz) D0-D7, Logic Inputs, EXTAL	RESET	C <sub>in</sub>		10 10	15 15	pF
A0-A15, R/W,		Cout	-	-	15	pF
(Crystal or External Input) M	MC6809 C68A09 C68B09	<sup>f</sup> XTAL	0.4 0.4 0.4	- - -	4 6 8	MHz
Hi-Z (Off State) Input Current (V <sub>In</sub> = 0.4 to 2.4 V, V <sub>CC</sub> = max) A0-A1	D0-D7 5, R/W	ITSI	-	2.0 -	10 100	μA

\*Capacitances are periodically tested rather than 100% tested.

## MOTOROLA MICROPROCESSOR DATA

3-1364

FIGURE 1 - BUS TIMING



Ident.	Characteristics	Symbol	MC6809		MC6	8A09	MC68B09	
Number	Characteristics	Symbol	Min	Max	Min	Max	Min	Max
1	Cycle Time (See Note 5)	tcyc	1.0	10	0.667	10	0.5	10
2	Pulse Width, E Low	PWEL	430	5000	280	5000	210	5000
3	Pulse Width, E High	PWEH	450	15500	280	15700	220	1570
4	Clock Rise and Fall Time	t <sub>r</sub> , t <del>r</del>	-	25	-	25	-	20
5	Pulse Width, Q High	PWQH	430	5000	280	5000	210	5000
6	Pulse Width, Q Low	PWQL	450	15500	280	15700	220	15700
7	Delay Time, E to Q Rise	tAVS	200	250	130	165	80	125
9	Address Hold Time <sup>*</sup> (See Note 4)	<sup>t</sup> AH	20	-	20	-	20	-
10	BA, BS, R/W, and Address Valid Time to Q Rise	1AQ	50	-	25	-	15	-
17	Read Data Setup Time	<sup>t</sup> DSR	80	-	60	-	40	-
18	Read Data Hold Time	<sup>t</sup> DHR	10	-	10	-	10	- 1
20	Data Delay Time from Q	toda	-	200	-	140	-	110
21	Write Data Hold Time*	tDHW	30	-	30		30	-
29	Usable Access Time (See Note 3)	†ACC	695	-	440	- 1	330	
	Processor Control Setup Time (MRDY, Interrupts, DMA/BREQ, HALT, RESET) (Figures 6, 8, 9, 10, 12, and 13)	1PCS	200	-	140	-	110	-

Processor Control Rise and Fall Time (Figures 6 and 8) \*Address and data hold times are periodically tested rather than 100% tested

Crystal Oscillator Start Time (Figures 6 and 7)

HALT, RESET) (Figures 6, 8, 9, 10, 12, and 13)

NOTES:

- 1. Voltage levels shown are VL  $\approx$  0.4 V, VH  $\approx$  2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by:  $1 4 7 \max + 10 17$ .
- 4. Hold time ( (9) ) for BA and BS is not specified.
- Maximum t<sub>Cyc</sub> during MRDY or DMA BREQ is 16 μs.
   MC6809 1.0 MHz, MC68A09 1.5 MHz, MC68B09 2.0 MHz.

## MOTOROLA MICROPROCESSOR DATA

## 3-1365

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

Unit Max 10 μs

ns \_ 110 ns ns -

ns -

ns

5000 ns 15700 ns

20 ns 5000 ns

15700 ns 125 ns ns -\_ ns ns \_

100 ms

100

100

----

\_


<sup>t</sup>RC

PCr, PCf


100 \_


100 \_ 100 ns


#### FIGURE 2 - MC6809 EXPANDED BLOCK DIAGRAM



\* Internal Three-State Control







#### PROGRAMMING MODEL

0

As shown in Figure 4, the MC6809 adds three registers to the set available in the MC6800. The added registers include a direct page register, the user stack pointer, and a second index register.

#### ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.


Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

#### DIRECT PAGE REGISTER (DP)

The direct page register of the MC6809 serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure M6800 compatibility, all bits of this register are cleared during processor reset.

## MOTOROLA MICROPROCESSOR DATA

3-1366



#### FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT

#### INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

#### STACK POINTER (U,S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the MC6809 point to the top of the stack, in contrast to the MC6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the MC6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.


#### **PROGRAM COUNTER**

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

#### CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 5.

FIGURE 5 - CONDITION CODE REGISTER FORMAT



#### CONDITION CODE REGISTER DESCRIPTION

## CARRY FLAG (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract-like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

#### OVERFLOW FLAG (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

#### ZERO FLAG (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

## MOTOROLA MICROPROCESSOR DATA

#### 3-1367

#### **NEGATIVE FLAG (N)**

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos-complement result will leave N set to a one.

#### IRQ MASK (I)

Bit 4 is the IRO mask bit. The processor will not recognize interrupts from the IRO line if this bit is set to a one. NMI, FIRO, IRO, RESET, and SWI all set I to a one. SWI2 and SWI3 do not affect I.

#### HALF CARRY (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

#### FIRQ MASK (F)

Bit 6 is the  $\overline{FIRO}$  mask bit. The processor will not recognize interrupts from the  $\overline{FIRO}$  line if this bit is a one. NMI,  $\overline{FIRO}$ , SWI, and  $\overline{RESET}$  all set F to a one.  $\overline{IRO}$ , SWI2, and SWI3 do not affect F.

#### ENTIRE FLAG (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

#### PIN DESCRIPTIONS

#### POWER (VSS, VCC)

Two pins are used to supply power to the part: V<sub>SS</sub> is ground or 0 volts, while V<sub>CC</sub> is  $\pm 5.0 \text{ V} \pm 5\%$ .

#### ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF<sub>16</sub>, R/W = 1, and BS = 0; this is a "dummy access" or VMA cycle. Addresses are valid on the rising edge of Q. All address bus drivers are made high impedance when output bus available (BA) is high. Each pin will drive one Schottky TL load or four LSTL loads, and 90 pF.

#### DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads, and 130 pF.

#### READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus.  $R/\overline{W}$  is made high impedance when BA is high.  $R/\overline{W}$  is valid on the rising edge of  $\Omega$ .

#### RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations  $\mathsf{FFF}_{16}$  and  $\mathsf{FFF}_{16}$  (Table 1) when interrpt acknowledge is true, (BA•BS – 1). During initial power on, the  $\overline{\mathsf{RESET}}$  line should be held low until the clock oscillator is fully operational. See Figure 7.

Because the RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

#### HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state. While halted, the MPU will not respond to external real-time requests (FIRO, IRO) although DMÅ BREO will always be accepted, and NMI or RESET will be latched for later response. During the halt state, Q and E continue to run normally. If the MPU is not runnig, (RESET, DMÅ BREO), a halted state (BÅeBS = 1) can be achieved by pulling HÅLT low while RESET is still low. If DMÅ BREO and HÅLT are both pulled low, the processor will reach the last cycle of the instruction thy reverse cycle stealing) where the machine will then become halted. See Figure 8.

#### BUS AVAILABLE, BUS STATUS (BA, BS)


The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, a dead cycle will elapse before the MPU acquires the bus.

The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU	State	MPU State Definition		
BA	BS			
0	0	Normal (Running)		
0	1	Interrupt or Reset Acknowledge		
1	0	Sync Acknowledge		
1	1	Halt or Bus Grant Acknowledge		

## MOTOROLA MICROPROCESSOR DATA

3-1368




## MOTOROLA MICROPROCESSOR DATA

3-1369


Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer


## MC6809


#### FIGURE 7 - CRYSTAL CONNECTIONS AND OSCILLATOR START UP



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.









	Nominal Crystal Parameters								
	3.58 MHz	4.00 MHz	6.0 MHz	8.0 MHz					
RS	60 <b>û</b>	50 <b>D</b>	30-50 D	20-40 🛙					
CO	3.5 pF	6.5 pF	4-6 pF	4~6 pF					
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF					
Q	>40 k	> 30 k	> 20 k	> 20 k					
All parameters	are 10%								

NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.



## MOTOROLA MICROPROCESSOR DATA

3-1370



#### FIGURE 8 - HALT AND SINGLE INSTRUCTION EXECUTION FOR SYSTEM DEBUG

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

INTERRUPT ACKNOWLEDGE is indicated during both cycles of a hardware-vector-fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

SYNC ACKNOWLEDGE is indicated while the MPU is waiting for external synchronization on an interrupt line.

HALT/BUS GRANT is true when the MC6809 is in a halt or bus grant condition.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

	Map For Locations	Interrupt Vector Description
MS	LS	Description
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	swi
FFF8	FFF9	IRQ
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFFO	FFF1	Reserved

#### NON MASKABLE INTERRUPT (NMI)\*

A negative transition on this input requests that a nonmaskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program. It also has a higher priority than  $\overline{FIRQ}$ ,  $\overline{IRQ}$ , or software interrupts. During recognition of an  $\overline{NMI}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{NMI}$  will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of  $\overline{NMI}$  low must be at least one E cycle. If the  $\overline{NMI}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

## FAST-INTERRUPT REQUEST (FIRQ)\*


A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

#### INTERRUPT REQUEST (IRQ)\*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since IRQ stacks the entire machine state, it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

• NMI, FIRO, and IRO requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRO and FIRO do not remain low until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge.

#### MOTOROLA MICROPROCESSOR DATA




## MOTOROLA MICROPROCESSOR DATA

3-1372

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

MC6809



## MOTOROLA MICROPROCESSOR DATA

3-1373

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

MC6809

#### **XTAL, EXTAL**

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Figure 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

#### E, Q

E is similar to the MC6800 bus timing signal phase 2;  $\Omega$  is a quadrature clock signal which leads E.  $\Omega$  has no parrallel on the MC6800. Addresses from the MPU will be valid with the leading edge of  $\Omega$ . Data is latched on the falling edge of E. Timing for E and  $\Omega$  is shown in Figure 11.

#### MRDY

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of quarter (%) bus cycles, thus allowing interface to slow memories, as shown in Figure 12(a). During non-valid memory access (VMA cycles), MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

#### DMA/BREQ

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Figure 13. Typical uses include DMA and dynamic memory refresh. A low level on this pin will stop instruction execution at the end of the current cycle unless pre-empted by self-refresh. The MPU will acknowledge DMA/BREQ by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a leading and trailing dead cycle. See Figure 14. The self-refresh counter is only cleared if DMA/BREQ is inactive for two or more MPU cycles.

Typically, the DMA controller will request to use the bus by asserting  $\overline{DMA/BREQ}$  pin low on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.


False memory accesses may be prevented during any dead cycles by developing a system DMAVMA signal which is LOW in any cycle when BA has changed.

When BA goes low (either as a result of  $\overline{DMA}\ BREQ$  HIGH or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory to allow transfer of bus mastership without contention.

#### **MPU OPERATION**

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt, HALT, or DMA BREQ can also alter the normal execution of instructions. Figure 15 is the flowchart for the MC6809.

#### FIGURE 11 - E/Q RELATIONSHIP




NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

## MOTOROLA MICROPROCESSOR DATA


3-1374

#### FIGURE 12 - MRDY TIMING AND SYNCHRONIZATION

(a) Timing



#### (b) Synchronization



## MOTOROLA MICROPROCESSOR DATA

3-1375








FIGURE 14 — AUTO-REFRESH DMA TIMING (>14 CYCLES) (REVERSE CYCLE STEALING)



\* DMAVMA is a signal which is developed externally, but is a system requirement for DMA. Refer to Application Note AN-820.

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

## MOTOROLA MICROPROCESSOR DATA 3-1376



## MOTOROLA MICROPROCESSOR DATA

3-1377

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer 3

#### ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any microcomputer. For example, the MC6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809:

Inherent (Includes Accumulator) Immediate Extended Extended Indirect Direct Register indexed Zero-Offset Constant Offset Accumulator Offset Auto Increment/Decrement Indexed Indirect Relative

Short/Long Relative Branching Program Counter Relative Addressing

#### INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and CLRB.

#### IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The MC6809 uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20

- LDX #\$F000
- LDY #CAT

#### NOTE

# signifies immediate addressing; \$ signifies hexadecimal value.

#### EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

LDA	CAT
STX	MOUSE

LDD \$2000

EXTENDED INDIRECT - As in the special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

LDA	[CAT]
LDX	[\$FFFE]
STU	[DOG]

#### DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the MC6809 is compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

> LDA \$30 SETDP \$10 (assembler directive) LDB \$1030 < CAT 1 DD

#### NOTE

< is an assembler directive which forces direct addressing

#### REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are

TFR	Х, Ү	Transfers X into Y
EXG	А, В	Exchanges A with B
PSHS	A, B, X, Y	Push Y, X, B and A onto S
PULU	X, Y, D	Pull D, X, and Y from U

#### INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

#### MOTOROLA MICROPROCESSOR DATA

#### FIGURE 16 -- INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

<b></b>		Posti	oyte I	Regist	ter Bi	t		Indexed Addressing
7	6	5	4	3	2	1	0	Mode
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	i	0	0	0	1	,R++
1	R	R	0	0	0	1	0	, – R
1	R	R	i	0	0	1	1	, – – R
1	R	R	i.	0	1	0	0	EA = ,R +0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = ,R +8 Bit Offset
1	R	R	i.	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i.	1	0	1	1	EA = ,R + D Offset
1	x	x	i	1	1	0	0	EA = ,PC +8 Bit Offset
1	×	×	i.	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i.	1	1	1	1	EA = [,Address]
	0	$\tilde{ }$	Ĩ	ĺ			_	Addressing Mode Field
		ļ.						Indirect Field
								(Sign bit when $b_7 = 0$ )
	Register Field: RR							
		00 = X						
	c = Don't Care $01 = Y$							
	I = Offset Bit         10 = U           0 = Not Indirect         11 = S							
i = 0 = 100  indirect $11 = 51 = 1  indirect$								

**ZERO-OFFSET INDEXED** --- In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD O, X

LDA ,S

**CONSTANT OFFSET INDEXED** — In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition. Three sizes of offset are available:

5-bit (-16 to -15)

8-bit (-128 to +128)

16-bit (~32768 to +32767)

The twos complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be cocerned with the size of this offset since the assembler will select the optimal size automatically. Examples of constant-offset indexing are:

LDA 23,X LDX -2,S LDY 300,X LDU CAT,Y

TABLE 2 -	INDEXED	ADDRESSING	MODE
TABLE 2 -	INDEXED	ADDRESSING	MODE

		Non In	Non Indirect			Indirect			
Туре	Forms	Assembler Form	Postbyte Opcode	+~	+ #	Assembler Form	Postbyte Opcode	÷	+
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2s Complement Offsets)	5-Bit Offset	n, R	ORRnnnn	1	0	defaults	s to 8-bit		
	8-Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	[n, R]	18R11001	7	2
Accumulator Offset From R (2s Complement Offsets)	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not a	llowed		
	Increment By 2	,R++	1RR00001	3	0	[,R++]	18810001	6	0
	Decrement By 1	, – R	1RR00010	2	0	not allowed			Г
	Decrement By 2	, R	18800011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	٦
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16-Bit Address	_ 1	-	-	-	[n]	10011111	5	2

R = X, Y, U, or Sx = Don't Care RR: 00 = X 01 = Y

10 = U 11 = S

 $\pm$  and  $\pm$  indicate the number of additional cycles and bytes for the particular variation.

#### MOTOROLA MICROPROCESSOR DATA

## 3-1379

ACCUMULATOR-OFFSET INDEXED – This mode is similar to constant offset indexed except that the twoscomplement value in one of the accumulators (A, B, or D) and the contents of one of the operand. The contents of both the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are: LDA B,Y

LDX D,Y LEAX B,X

AUTO INCREMENT/DECREMENT INDEXED – In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. If the size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA	,X +
STD	,Y++
LDB	, – Y
LDX	, – – S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X++ (X initialized to 0)

The desired result is to store zero in locations \$0000 and \$0001, then increment X to point to \$0002. In reality, the following occurs:

0-+temp	calculate the EA; temp is a holding register
X+2 <del>→</del> X	perform auto increment
X-+(temp)	do store operation

**INDEXED INDIRECT** — All of the indexing modes, with the exception of auto increment/decrement by one or a  $\pm$ 4-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

\$0100	Before Execution A = XX (don't ca X = \$F000 LDA [\$10,X]	
\$F010 \$F011	\$F1 \$50	\$F150 is now the new EA
\$F150	\$AA After Execution A = \$AA Actual X = \$F000	Data Loaded
		irect are included excep

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by one indirect). Some examples of indexed indirect are:

LDA [,X] LDD [10,S] LDA [B,Y] LDD [,X++]

#### RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo  $2^{16}$ . Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT •	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT	NOP		
RABBIT	NOP		

**PROGRAM COUNTER RELATIVE** — The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR

LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA	[CAT, PCR]
LDU	[DOG, PCR]

## MOTOROLA MICROPROCESSOR DATA

3-1380

#### INSTRUCTION SET

The instruction set of the MC6809 is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below.

#### PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

#### PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.



#### TFR/EXG

Within the MC6809, any register may be transferred to or exchanged with another or like size, i.e., 8 bit to 8 bit or 16 bit to 16 bit. Bits 4-7 of post byte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

	•
Source	Destination
Registe	er Field
0000 = D (A:B)	1000 = A
0001 = X	1001 = B
0010 = Y	1010 = CCR
0011 = U	1011 = DPR
0100 = S	
0101 = PC	
NO	TE

All other combinations are undefined and INVALID.

#### LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3. The LEA instruction also allows the user to access data

and tables in a position independent manner. For example:

LEAX	MSG1, PCR
LBSR	PDATA (print message routine)
•	
•	
FCC	'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows: LEAa, b + (any of the 16-bit pointer registers X, Y, b)

tany of the to bit pointer registere it, i,
U, or S may be substituted for a and b)

1. b <del></del> temp	(calculate the EA)
2. b+1 <del>→</del> b	(modify b, postincrement)
3. temp-+ a	(load a)

#### LEAa , – b

MSG1

- 1. b-1→ temp (calculate EA with predecrement)
- 2.  $b-1 \rightarrow b$  (modify b, predecrement)
- 3. temp-a (load a)

#### TABLE 3 — LEA EXAMPLES

Instruction	Operation	Comment
LEAX 10, X	X + 10 - X	Adds 5-Bit Constant 10 to X
LEAX 500, X	X + 500 🛶 X	Adds 16-Bit Constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-Bit A Accumulator to Y
LEAY D, Y	Y + D - Y	Adds 16-Bit D Accumulator to Y
LEAU - 10, U	U – 10 → U	Substracts 10 from U
LEAS - 10, S	S – 10 🕂 S	Used to Reserve Area on Stack
LEAS 10, S	S + 10 → S	Used to 'Clean Up' Stack
LEAX 5, S	S + 5 🕂 X	Transfers As Well As Adds

## MOTOROLA MICROPROCESSOR DATA

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX , X + does not change X; however, LEAX, -X does decrement; LEAX 1, X should be used to increment X by one.

#### MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. The unsigned multiply also allows multipleprecision multiplications.

#### LONG AND SHORT RELATIVE BRANCHES

The MC6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position-independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

#### SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 18 depicts sync timing.

#### SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on the MC6809, and are prioritized in the following order: SWI, SWI2, SWI3.

#### **16-BIT OPERATION**

The MC6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

#### CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 18) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6800. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart.  $\overline{VMA}$  is an indication of FFFF16 on the address bus, R/W = 1 and BS = 0. The following examples illustrate the use of the chart.

		ion SP=	
		•	
		•	
		•	
\$8000		LBSR	CAT
		•	
		•	
		•	
\$A000	CAT	•	

#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	A000	*	1	Computed Branch Address
7	FFFF	٠	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
				Return Address
9	EFFE	03	0	Stack Low Order Byte of
ļ				Return Address

Example 2: DEC (Extended)

\$8000	DEC •	\$A000
	•	
	•	
\$A8000	\$80	

#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	7F	0	Store the Decremented Data

\*The data bus has the data at that particular address

#### INSTRUCTION SET TABLES

The instructions of the MC6809 have been broken down into five different categories. They are as follows:

- 8-bit operation (Table 4)
- 16-bit operation (Table 5)

Index register/stack pointer instructions (Table 6)

- Relative branches (long or short) (Table 7)
  - Miscellaneous instructions (Table 8)


Hexadecimal values for the instructions are given in Table 9.

#### PROGRAMMING AID

Figure 19 contains a compilation of data that will assist in programming the MC6809.

#### MOTOROLA MICROPROCESSOR DATA

## 3-1382



NOTES: 1. If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC + 1. However, if the in-terrupt is accepted (NMI or an unmasked FIRQ or IRQ) interrupt processing continues with this cycle as m on Figures 9 and 10 (Interrupt Timing). terrupt is accepted (NMI or an unmasked FIRQ or IRQ) interrupt processing continues with this cycle as m on Figures 9 and 10 (Interrupt Timing).


ω Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified the processor out of SYNC

## MC6809

## MOTOROLA MICROPROCESSOR DATA

3-1383


## FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 5)



## MOTOROLA MICROPROCESSOR DATA

3-1384


#### FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 2 of 5)



## MOTOROLA MICROPROCESSOR DATA

3-1385






## MOTOROLA MICROPROCESSOR DATA

3-1386


#### FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 4 of 5)



## MOTOROLA MICROPROCESSOR DATA

3-1387

#### FIGURE 18 -- CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 5)



## MOTOROLA MICROPROCESSOR DATA

3-1388

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply $(A \times B \rightarrow D)$
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

## TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

NOTE: A, B, CC, or DP may be pushed to (pulled from) stack with either PSHS, PSHU (PULS, PULU) instructions.

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U, or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U, or PC
TFR R, D	Transfer X, Y, S, U, or PC to D

#### TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

NOTE: D may be pushed (pulled) to stack with either PSHS, PSHU (PULS, PULU) instructions.

## MOTOROLA MICROPROCESSOR DATA

3-1389

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, X, U, or PC with D, X Y, S, U, or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S, or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U, or PC
ABX	Add B accumulator to X (unsigned)

TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

TABLE 7 - BRANCH INSTRUCTIONS

Instruction         Description           SIMPLE BRANCHES         SIMPLE BRANCHES           BEQ, LBEQ         Branch if gqual           BNE, LBNE         Branch if not equal           BMI, LBMI         Branch if not equal           BVL, LBPL         Branch if not equal           BCS, LBCS         Branch if carry set           BCC, LBCC         Branch if carry set           BCC, LBCC         Branch if overflow set           BVS, LBVS         Branch if overflow clear           SIGNED BRANCHES           BGT, LBGT         Branch if greater (signed)           BVS, LBVS         Branch if greater than or equal (signed)           BVS, LBNE         Branch if not equal           BGE, LBGE         Branch if not equal           BVS, LBNE         Branch if not equal           BVS, LBNE         Branch if not equal           BVS, LBNE         Branch if not equal           BVC, LBNC         Branch if set shan or equal (signed)           BVC, LBNC         Branch if less than or equal (signed)           BVC, LBNC         Branch if less than or equal (signed)           BVC, LBNC         Branch if hot equal           BVC, LBNC         Branch if not equal           BUC, LBNC         Branch if not equal	· · ·	TABLE / - BRANCH INSTRUCTIONS
BEO, LBEQ     Branch if equal       BNE, LBNE     Branch if not equal       BMI, LBMI     Branch if plus       BCS, LBCS     Branch if ourry set       BCC, LBCC     Branch if carry clear       BVS, LBVS     Branch if overflow set       BVC, LBVC     Branch if overflow set       BVS, LBVS     Branch if overflow set       BVC, LBVC     Branch if overflow set       BVS, LBVS     Branch if overflow clear       SIGNED BRANCHES       BGT, LBGT     Branch if overflow clear       SIGNED BRANCHES       BGT, LBGE     Branch if overflow clear       SIGNED BRANCHES       BGE, LBCE     Branch if not equal       BVS, LBVC     Branch if not equal       BVC, LBVC     Branch if not equal       BVC, LBVC     Branch if higher (unsigned)       BVC, LBVC     Branch if higher or same (unsigned)       BCC, LBCC     Branch if not equal       BHS, LBH     Branch if not equal       BNS, LBKS     Branch if notequal       BNS	Instruction	
BNE, LBNE         Branch if not equal           BMI, LBMI         Branch if minus           BPL, LBPL         Branch if carry set           BCS, LBCS         Branch if carry set           BCC, LBCC         Branch if carry clear           BVS, LBVS         Branch if overflow set           BVC, LBVC         Branch if overflow clear           SIGNED BRANCHES         Branch if overflow clear           SIGNED BRANCHES         Branch if overflow clear           BCT, LBGT         Branch if greater (signed)           BVS, LBVS         Branch if greater (signed)           BVS, LBUS         Branch if greater (signed)           BCE, LBGE         Branch if not equal           BLE, LBLE         Branch if not equal           BLE, LBLE         Branch if not equal           BVC, LBVC         Branch if less than or equal (signed)           BVC, LBVC         Branch if less than or equal (signed)           BVC, LBVC         Branch if less than or equal (signed)           BVC, LBVC         Branch if less than or equal (signed)           BVC, LBVC         Branch if not equal           BUT, LBLT         Branch if ligher or same (unsigned)           BCC, LBCC         Branch if higher or same (unsigned)           BCC, LBCC         Branch if not equ		SIMPLE BRANCHES
BMI, LBMI     Branch if minus       BPL, LBPL     Branch if plus       BCS, LBCS     Branch if carry set       BCC, LBCC     Branch if carry clear       BVS, LBVS     Branch if overflow set       BVC, LBVC     Branch if overflow clear       SIGNED BRANCHES       BGT, LBGT     Branch if greater (signed)       BVS, LBVS     Branch if greater than or equal (signed)       BGE, LBEE     Branch if not equal       BNE, LBNE     Branch if not equal (signed)       BVC, LBVC     Branch if digst complement result       BUT, LBLT     Branch if less than or equal (signed)       BVT, LBUT     Branch if nigher (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BCC, LBCC     Branch if not equal       BHI, LBHI     Branch if not equal       BHS, LBNS     Branch if not equal       BEC, LBCS     Branch if not equal       BEC, LBCS     Branch if not equal       BLS, LBLS     Branch if not equal       BLS, LBLS     Branch if lower (unsigned)       BCS, LBCS<	BEQ, LBEQ	Branch if equal
BPL, LBPL     Branch if plus       BCS, LBCS     Branch if carry set       BCC, LBCC     Branch if carry clear       BVS, LBVS     Branch if overflow set       BVC, LBVC     Branch if overflow set       BVC, LBVC     Branch if overflow set       BVT, LBVS     Branch if overflow clear       SIGNED BRANCHES       BGT, LBGT     Branch if overflow set       BVS, LBVS     Branch if greater (signed)       BVS, LBVS     Branch if greater than or equal (signed)       BEO, LBEQ     Branch if equal       BNE, LBNE     Branch if less than or equal (signed)       BUC, LBVC     Branch if valid 2s complement result       BUF, LBLE     Branch if valid 2s complement result       BUF, LBLE     Branch if not equal       BVC, LBVC     Branch if not equal       BVC, LBVC     Branch if higher (unsigned)       BUT, LBLT     Branch if higher (unsigned)       BCC, LBCC     Branch if higher (unsigned)       BCC, LBCC     Branch if not equal       BHS, LBNS     Branch if not equal       BHS, LBNS     Branch if not equal       BNE, LBNE     Branch if not equal       BNE, LBNE <td>BNE, LBNE</td> <td>Branch if not equal</td>	BNE, LBNE	Branch if not equal
BCS, LBCS     Branch if carry set       BCC, LBCC     Branch if carry clear       BVS, LBVS     Branch if overflow clear       BVC, LBVC     Branch if overflow clear       SIGNED BRANCHES       BGT, LBGT     Branch if greater (signed)       BVS, LBVS     Branch if greater (signed)       BVS, LBVS     Branch if royald 2s complement result       BGE, LBGE     Branch if not equal       BIE, LBLE     Branch if not equal       BVC, LBVC     Branch if not equal       BVE, LBLE     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than or equal       BVT, LBLT     Branch if sets than or equal       BVT, LBLT     Branch if higher (unsigned)       BVC, LBVC     Branch if higher (unsigned)       BUT, LBLT     Branch if higher or same (unsigned)       BCC, LBCC     Branch if not equal       BHS, LBHS     Branch if not equal       BNS, LBKS     Branch if lower (unsigned)       BS	BMI, LBMI	Branch if minus
BCC, LBCC     Branch if carry clear       BVS, LBVS     Branch if overflow set       SVC, LBVC     Branch if overflow clear       SIGNED BRANCHES       BGT, LBGT     Branch if greater (signed)       BVS, LBVS     Branch if greater (signed)       BVS, LBVS     Branch if greater than or equal (signed)       BEG, LBGE     Branch if not equal       BEQ, LBEO     Branch if not equal       BVC, LBVC     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than or equal (signed)       BVT, LBLT     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than or equal (signed)       BUT, LBLT     Branch if less than or equal (signed)       BUT, LBLT     Branch if not equal       BUT, LBLT     Branch if higher (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BCD, LBEO     Branch if not equal       BNS, LBNS     Branch if not equal       BNS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBCS     Branch if lower (unsigne	BPL, LBPL	Branch if plus
BVS, LBVS     Branch if overflow set       BVC, LBVC     Branch if overflow clear       SIGNED BRANCHES       BGT, LBGT     Branch if greater (signed)       BVS, LBVS     Branch if greater (than or equal (signed)       BGE, LBGE     Branch if greater (than or equal (signed)       BEQ, LBEQ     Branch if greater (than or equal (signed)       BED, LBEE     Branch if ort equal       BNE, LBNE     Branch if not equal       BUE, LBLE     Branch if not equal (signed)       BVC, LBVC     Branch if less than (signed)       BVC, LBVC     Branch if less than (signed)       BVC, LBVC     Branch if higher (unsigned)       BUC, LBUC     Branch if higher or same (unsigned)       BCC, LBCC     Branch if not equal       BHI, LBHI     Branch if not equal       BCC, LBCC     Branch if higher or same (unsigned)       BLS, LBLS     Branch if not equal       BLS, LBLS     Branch if not equal       BLS, LBLS     Branch if not equal       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLO     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLO     <	BCS, LBCS	Branch if carry set
BYC, LBVC         Branch if overflow clear           SIGNED BRANCHES           BGT, LBGT         Branch if greater (signed)           BVS, LBVS         Branch if nivalid 2s complement result           BGE, LBGE         Branch if nivalid 2s complement result           BGE, LBGE         Branch if nivalid 2s complement result           BGE, LBGE         Branch if nivalid 2s complement result           BEO, LBEQ         Branch if not equal           BNE, LBNE         Branch if not equal           BLE, LBLE         Branch if not equal           BVC, LBVC         Branch if not equal           BVC, LBVC         Branch if valid 2s complement result           BVC, LBVC         Branch if not equal           BVC, LBUC         Branch if solid 2 complement result           BUT, LBLT         Branch if solid 2 complement result           BUT, LBLT         Branch if not equal           BUC, LBC         Branch if higher or same (unsigned)           BCC, LBCC         Branch if not equal           BNE, LBNE         Branch if not equal           BNE, LBNE         Branch if not equal           BNE, LBNE         Branch if lower or same (unsigned)           BCS, LBCS         Branch if lower (unsigned)           BCS, LBCS         Branch if lower	BCC, LBCC	Branch if carry clear
SIGNED BRANCHES           BGT, LBGT         Branch if greater (signed)           BVS, LBVS         Branch if greater (signed)           BVS, LBVS         Branch if greater (tan or equal (signed)           BEO, LBEO         Branch if not equal           BLE, LBLE         Branch if not equal           BLE, LBLE         Branch if less than or equal (signed)           BVC, LBVC         Branch if less than or equal (signed)           BVT, LBLT         Branch if less than or equal (signed)           BVT, LBLT         Branch if less than or equal (signed)           BUT, LBLT         Branch if less than or equal (signed)           BUT, LBLT         Branch if not equal           BLT, LBLT         Branch if not equal           BLT, LBLT         Branch if higher (unsigned)           BCC, LBCC         Branch if higher or same (unsigned)           BHS, LBHS         Branch if not equal           BLS, LBLS         Branch if not equal           BLS, LBLS         Branch if lower (unsigned)           BLS, LBLS         Branc	BVS, LBVS	Branch if overflow set
BGT, LBGT     Branch if greater Isigned!       BVS, LBVS     Branch if invalid 2s complement result       BGE, LBGE     Branch if greater than or equal (signed)       BEQ, LBEO     Branch if equal       BNE, LBNE     Branch if not equal       BVE, LBUS     Branch if not equal       BVE, LBUE     Branch if not equal       BVE, LBUE     Branch if not equal       BVC, LBVC     Branch if less than or equal (signed)       BVC, LBVC     Branch if less than (signed)       BVT, LBLT     Branch if less than (signed)       BCC, LBCC     Branch if higher (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BHS, LBHS     Branch if not equal       BNS, LBNS     Branch if not equal       BUS, LBLS     Branch if not equal       BLS, LBLS     Branch if not equal       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLO     Branch if lower (unsigned)       BLS, LBLS	BVC, LBVC	Branch if overflow clear
BVS, LBVS     Branch if invalid 2s complement result       BGE, LBGE     Branch if greater than or equal (signed)       BEO, LBEQ     Branch if not equal       BNE, LBNE     Branch if not equal       BLE, LBLE     Branch if not equal (signed)       BVC, LBVC     Branch if not equal (signed)       BVC, LBVC     Branch if valid 2s complement result       BUT, LBLT     Branch if not equal (signed)       BVC, LBVC     Branch if valid 2s complement result       BUT, LBLT     Branch if higher (unsigned)       BUT, LBHI     Branch if higher (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BHS, LBNS     Branch if not equal       BLS, LBLS     Branch if lower (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLS, LBLO     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)   <		SIGNED BRANCHES
BGE, LBGE     Branch if greater than or equal (signed)       BEO, LBEO     Branch if equal       BNE, LBNE     Branch if not equal       BVE, LBNE     Branch if not equal       BVC, LBVC     Branch if valid 2s complement result       BVC, LBVC     Branch if valid 2s complement result       BVT, LBLT     Branch if valid 2s complement result       BUT, LBLT     Branch if higher (unsigned)       UNSIGNED BRANCHES       BHI, LBHI     Branch if higher or same (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BCC, LBCC     Branch if not equal       BNS, LBNS     Branch if not equal       BNE, LBNE     Branch if not equal       BNS, LBNE     Branch if not equal       BNS, LBNE     Branch if not equal       BSS, LBCS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLO     Branch if lower (unsigned)       OTHER BRANCHES       BSR, LBSR     Branch it osubroutine       BRAN, LBRA     Branch it subroutine	BGT, LBGT	Branch if greater (signed)
BEO, LBEQ     Branch if equal       BNE, LBNE     Branch if not equal       BLE, LBLE     Branch if not equal (signed)       BVC, LBVC     Branch if vaid 2s complement result       BLT, LBLT     Branch if less than or equal (signed)       BUT, LBLT     Branch if less than (signed)       UNSIGNED BRANCHES       BHI, LBHI     Branch if higher (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BES, LBCB     Branch if not equal       BLS, LBLS     Branch if lower or same (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BCD, LBLO     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLD, LBLO     Branch if lower (unsigned)       BLSR, LBSR     Branch if lower (unsigned)       BLSR, LBSR     Branch if lower (unsigned)       BLSR, LBSR     Branch if lower (unsigned)	BVS, LBVS	Branch if invalid 2s complement result
BNE, LBNE         Branch if not equal           BLE, LBLE         Branch if less than or equal (signed)           BVC, LBVC         Branch if valid 2s complement result           BLT, LBLT         Branch if valid 2s complement result           BLT, LBLT         Branch if less than (signed)           UNSIGNED BRANCHES         UNSIGNED BRANCHES           BHI, LBHI         Branch if higher (unsigned)           BCC, LBCC         Branch if higher or same (unsigned)           BHS, LBHS         Branch if not equal           BNE, LBNE         Branch if not equal           BLS, LBLS         Branch if not equal           BLS, LBLS         Branch if lower (unsigned)           BCS, LBCS         Branch if lower (unsigned)           BLO, LBLO         Branch if lower (unsigned)           BLS, LBLS         Branch if subroutine           BARA, LBRA         Branch always	BGE, LBGE	Branch if greater than or equal (signed)
BLE, LBLE     Branch if less than or equal (signed)       BVC, LBVC     Branch if valid 2s complement result       BLT, LBLT     Branch if valid 2s complement result       BLT, LBLT     Branch if less than (signed)       UNSIGNED BRANCHES       BHI, LBHI     Branch if higher (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BHS, LBHS     Branch if noter or same (unsigned)       BEG, LBEQ     Branch if note equal       BNS, LBNE     Branch if noter or same (unsigned)       BCS, LBCS     Branch if lower or same (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLO, LBLO     Branch if lower (unsigned)       BLS, LBSR     Branch if lower (unsigned)       BLS, LBSR     Branch if lower (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLS, LBAS     Branch if lower (unsigned)	BEQ, LBEQ	Branch if equal
BVC, LBVC         Branch if valid 2s complement result           BLT, LBLT         Branch if less than (signed)           UNSIGNED BRANCHES           BHI, LBHI         Branch if higher (unsigned)           BCC, LBCC         Branch if higher or same (unsigned)           BHS, LBHS         Branch if higher or same (unsigned)           BEC, LBCO         Branch if nigher or same (unsigned)           BED, LBEQ         Branch if not equal           BLS, LBLS         Branch if lower or same (unsigned)           BCS, LBCS         Branch if lower (unsigned)           BLO, LBLO         Branch if lower (unsigned)           BLD, LBLO         Branch if lower (unsigned)           BLS, LBSR         Branch if lower (unsigned)           BLS, LBA         Branch if lower (unsigned)           BLO, LBLO         Branch if subroutine           BSR, LBSR         Branch always	BNE, LBNE	Branch if not equal
BLT, LBLT         Branch if less than (signed)           UNSIGNED BRANCHES           BHI, LBHI         Branch if higher (unsigned)           BCC, LBCC         Branch if higher or same (unsigned)           BHS, LBHS         Branch if higher or same (unsigned)           BEO, LBEO         Branch if note qual           BLS, LBLS         Branch if lower or same (unsigned)           BLS, LBLS         Branch if lower or same (unsigned)           BLS, LBLS         Branch if lower or same (unsigned)           BLS, LBLS         Branch if lower (unsigned)           BLO, LBLO         Branch if lower (unsigned)           BLN, LBLS         Branch if lower (unsigned)           BLS, LBLS         Branch if lower (unsigned)           BLS, LBLS         Branch if lower (unsigned)           BLN, LBLO         Branch if source (unsigned)           BLN, LBLO         Branch if source (unsigned)           BLSR, LBSR         Branch if source (unsigned)           BLA         Branch if source (unsigned)	BLE, LBLE	Branch if less than or equal (signed)
UNSIGNED BRANCHES BHI, LBHI Branch if higher (unsigned) BCC, LBCC Branch if higher or same (unsigned) BHS, LBHS Branch if higher or same (unsigned) BEO, LBEQ Branch if not equal BNE, LBNE Branch if not equal BLS, LBLS Branch if nower (unsigned) BCS, LBCS Branch if lower (unsigned) BLO, LBLO Branch if lower (unsigned) BLO, LBLO Branch if lower (unsigned) BLS, LBSR Branch if lower	BVC, LBVC	Branch if valid 2s complement result
BHI, LBHI     Branch if higher (unsigned)       BCC, LBCC     Branch if higher or same (unsigned)       BHS, LBHS     Branch if higher or same (unsigned)       BEO, LBEO     Branch if not equal       BNE, LBNE     Branch if not equal       BLS, LBLS     Branch if lower or same (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BRA, LBRA     Branch it output lower (unsigned)	BLT, LBLT	Branch if less than (signed)
BCC, LBCC     Branch if higher or same (unsigned)       BHS, LBHS     Branch if higher or same (unsigned)       BEO, LBEO     Branch if equal       BNE, LBNE     Branch if not equal       BLS, LBLS     Branch if lower or same (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLO, LBLO     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if lower (unsigned)       BLS, LBLS     Branch if source (unsigned)       BLS, LBLS     Branch if source (unsigned)       BLS, LBLS     Branch if source (unsigned)       BLS, LBSR     Branch if source (unsigned)       BLSR, LBSR     Branch is source (unsigned)       BLSR, LBSR     Branch is source (unsigned)		UNSIGNED BRANCHES
BHS, LBHS     Branch if higher or same lunsigned)       BEO, LBEO     Branch if equal       BNE, LBNE     Branch if not equal       BLS, LBLS     Branch if lower or same (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLO, LBLO     Branch if lower (unsigned)       BLS, LBSR     Branch if lower (unsigned)       BLS, LBSR     Branch if source (unsigned)	BHI, LBHI	Branch if higher (unsigned)
BEO, LBEQ     Branch if equal       BNE, LBNE     Branch if not equal       BLS, LBLS     Branch if not equal       BLS, LBLS     Branch if lower (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLO, LBLO     Branch if lower (unsigned)       BLS, LBSR     Branch it out equal       BAR, LBSR     Branch it out equal       BRA, LBRA     Branch it always	BCC, LBCC	Branch if higher or same (unsigned)
BNE, LBNE         Branch if not equal           BLS, LBLS         Branch if lower or same (unsigned)           BCS, LBCS         Branch if lower (unsigned)           BLO, LBLO         Branch if lower (unsigned)           BLO, LBLO         Branch if lower (unsigned)           BLS, LBCS         Branch if lower (unsigned)           BLS, LBLO         Branch is output for the same of the sa	BHS, LBHS	Branch if higher or same (unsigned)
BLS, LBLS     Branch if lower or same (unsigned)       BCS, LBCS     Branch if lower (unsigned)       BLO, LBLO     Branch if lower (unsigned)       OTHER BRANCHES       BSR, LBSR     Branch to subroutine       BRA, LBRA     Branch always	BEQ, LBEQ	Branch if equal
BCS_LBCS         Branch if lower (unsigned)           BLO_LBLO         Branch if lower (unsigned)           OTHER BRANCHES           BSR, LBSR         Branch is subroutine           BRA, LBRA         Branch always	BNE, LBNE	Branch if not equal
BLO, LBLO         Branch if lower (unsigned)           OTHER BRANCHES           BSR, LBSR         Branch to subroutine           BRA, LBRA         Branch always	BLS, LBLS	Branch if lower or same (unsigned)
OTHER BRANCHES BSR, LBSR Branch to subroutine BRA, LBRA Branch always	BCS, LBCS	Branch if lower (unsigned)
BSR, LBSR Branch to subroutine BRA, LBRA Branch always	BLO, LBLO	Branch if lower (unsigned)
BRA, LBRA Branch always		OTHER BRANCHES
	BSR, LBSR	Branch to subroutine
BRN, LBRN Branch never	BRA, LBRA	Branch always
	BRN, LBRN	Branch never

#### TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

## MOTOROLA MICROPROCESSOR DATA

3-1390

OP	Mnem	Mode	~	1	OP	Mnem	Mode	~	1	OP	Mnem	Mode	~	1
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	♠			31	LEAY		4+	2+	61	*	🛉		
02	*				32	LEAS		4+	2+	62	*			
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
04	LSR		6	2	34	PSHS	Immed	5+	2	64	LSR		6+	2+
05	*	1 1	1		35	PULS	Immed	5+	2	65	*			
06	ROR		6	2	36	PSHU	Immed	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	Immed	5+	2	67	ASR		6+	2+
08	ASL, LSL	1 !	6	2	38	*	-			68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS	Inherent	5	1	69	ROL		6+	2+
0A	DEC		6	2	3A	ABX		3	1	6A	DEC		6+	2+
08	*				3B	RTI	1	6/15	1	6B	*			
oc	INC		6	2	3C	CWAI	•	≥20	2	6C	INC		6+	2+
0D	TST		6	2	3D	MUL	Inherent	11	1	6D	TST		6+	2+
0E	JMP	L L	3	2	3E	*	_			6E	JMP		3+	2+
OF	CLR	Direct	6	2	3F	SWI	Inherent	19	1	6F	CLR	Indexed	6+	2+
-			-	-									<u> </u>	
10	Page 2	_	_	_	40	NEGA	Inherent	2	1	70	NEG	Extended	7	3
11	Page 3	i _		-	41	*				71	+			
12	NOP	Inherent	2	1	42	*				72	•		1	
13	SYNC	Inherent	≥4	1	43	COMA		2	1	73	сом		7	3
14	*		- ·		44	LSRA		2	1	74	LSR		7	3
15	*				45	*				75	•		ļ	
16	LBRA	Relative	5	3	46	RORA		2	1	76	ROR		7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR		7	3
18	*		-		48	ASLA, LSLA		2	1	78	ASL, LSL		7	3
19	DAA	Inherent	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC		7	3
1B	*	_		~	4B	*		-		7B	*		· ·	
10	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Inherent	2	1	4D	TSTA		2	1	7D	TST		7	3
1E	EXG	Immed	8	2	4E	*		-		7E	JMP		4	3
1F	TFR	Immed	6	2	4F	CLRA	Inherent	2	1	7F	CLR	Extended		3
		mined	0				minorent	-	· ·	<i>,.</i>		Extended	ļ	<u> </u>
20	BRA	Relative	3	2	50	NEGB	Inherent	2	1	80	SUBA	Immed	2	2
21	BRN		3	2	51	+				81	СМРА	٨	2	2
22	BHI	I T	3	2	52	*				82	SBCA		2	2
23	BLS		3	2	53	СОМВ		2	1	83	SUBD		4	3
24	BHS, BCC	1 1	3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	*		-		85	BITA		2	2
26	BNE		3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB		2	1	87	*		l Î	-
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA		2	2
29	BVS		3	2	59	ROLB		2	i	89	ADCA		2	2
23 2A	BPL		3	2	5A	DECB		2	li l	8A	ORA		2	2
2B	BMI		3	2	5B	*		1	1 ' I	88	ADDA		2	2
20 20	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
20 2D	BLT		3	2	50 50	TSTB		2	1	8D	BSR	Relative	7	2
20 2E	BGT		3	2	5E	*		<sup>2</sup>	'	8E	LDX	Immed	3	3
2E 2F	BLE	Rolatura	3	2	DE 5F	CLRB	Inherent	2	1	OC 8F	*	mined		3
2r	DLE	Relative	3	4	or	ULND	Immerent	14	1'	or	-	I	1	

#### TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES

LEGEND:

~Number of MPU cycles (less possible push pull or indexed-mode cycles)

# Number of program bytes

\* Denotes unused opcode

## MOTOROLA MICROPROCESSOR DATA

3-1391

			IADL	.E 9 ME	ADEC	MAL VALUES OF	MACHINE	: 00						
OP	Mnem	Mode	~	1	OP	Mnem	Mode	~	1	OP	Mnem	Mode	~	1
90	SUBA	Direct	4	2	CO	SUBB	Immed	2	2					
91	СМРА		4	2	C1	CMPB		2	2		Page 2 (	and 3 Machine		
92	SBCA		4	2	C2	SBCB		2	2			Codes		
93	SUBD		6	2	C3	ADDD		4	3					· · · · ·
94	ANDA		4	2	C4	ANDB		2	2	1021	LBRN	Relative	5	4
95 00	BITA		4	2 2	C5	BITB	Immed	2	2	1022	LBHI		5(6)	4
96 97	LDA		4	2	C6	LDB	Immed	2	2	1023	LBLS		5(6)	4
97	STA EORA		4	2	C7	*	1			1024	LBHS, LBCC		5(6)	4
99	ADCA		4	2	C8	EORB		2	2	1025	LBCS, LBLO		5(6)	4
9A	ORA		4	2	C9	ADCB		2	2	1026	LBNE	1	5(6) 5(6)	4
9B	ADDA		4	2	CA CB	ORB ADDB		2	2	1027 1028	LBEQ LBVC		5(6)	4
90	CMPX		6	2	CC	LDD		3	3	1028	LBVS		5(6)	4
9D	JSR		7	2	CD	*		1	<b>1</b>	1023			5(6)	4
9E	LDX		5	2	CE	LDU	immed	3	3	102B	LBMI		5(6)	4
9F	STX	Direct	5	2	CF	*		Ŭ	Ŭ	102C	LBGE		5(6)	4
										102D	LBLT	!   '	5(6)	4
A0	SUBA	Indexed	4+	2+	D0	SUBB	Direct	4	2	102E	LBGT	↓	5(6)	4
A1	CMPA	▲	4+	2+	D1	CMPB	↑	4	2	102F	LBLE	Relative	5(6)	4
A2	SBCA		4+	2+	D2	SBCB		4	2	103F	SW12	Inherent	20	2
A3	SUBD		6+	2+	D3	ADDD		4	2	1083	CMPD	Immed	5	4
A4	ANDA	1	4+	2+	D4	ANDB BITB		4		108C	CMPY		5	4
A5	BITA		4+	2+				4	2	108E	LDY	Immed	4	4
A6	LDA	<b>!</b>	4+	2+	D6 D7	LDB STB		4	2	1093	CMPD	Direct	7	3
A7	STA		4+	2+	D8	EORB		4	2	109C	CMPY	♠	7	3
A8	EORA		4+	2+	D0	ADCB		4	2	109E	LDY	★	6	3
A9	ADCA		4+	2+	DA	ORB		4	2	109F	STY	Direct	6	3
AA	ORA		4+	2+	DB	ADDB		4	2	10A3	CMPD	Indexed	7+	3+
AB	ADDA		4+	2+	DC	LDD		5	2	10AC		1	7+	3+
AC	CMPX		6+	2+ 2+	DD	STD		5	2	10AE		♥	6+	3+
AD AE	JSR LDX		5+	2+ 2+	DE	LDU	₩	5	2	10AF		Indexed	6+	3+ 4
AF	STX	Indexed	5+	2+	DF	STU	Direct	5	2	1083		Extended		4
	214	Indexed	57	2+	50	SUBB	Indexed	4+	2+	10BC		Î Î	8	4
во	SUBA	Extended	5	3	E0 E1	CMPB		4 +	2+	10BE 10BF		Extended	1.	4
B1	CMPA '		5	3	E2	SBCB	T	4+	2+	10CE		Immed	4	1
B2	SBCA	I T	5	3	E3	ADDD		6+	2+	10CE		Direct	6	3
B3	SUBD		7	3	E4	ANDB		4+	2+	10DF		Direct	6	3
84	ANDA		5	3	55	BITB		4+	2+	10EE	LDS	Indexed	6 -	3-
В5	BITA		5	3	E6	LDB		4+	2+	10EF	STS	Indexed	6 -	3.
B6	LDA		5	3	E7	STB		4+	2+	10FE	LDS	Extended	7	4
B7	STA		5	3	E8	EORB		4+	2+	10FF	STS	Extended	7	4
B8	EORA		5	3	E9	ADCB		4+	2+	113F	SWI3	Inherent	20	2
B9	ADCA		5	3	EA	ORB		4+	2+	1183	CMPU	Immed	5	4
BA	ORA		5	3	EΒ	ADDB		4 +	2+	118C		Immed	5	4
BB	ADDA		5	3	EC	LDD		5+	2+	1193	CMPU	Direct	7	3
BC	CMPX		7	3	ED	STD		5+	2+	119C		Direct	7	3
BD	JSR		8	3	EE	LDU	♥	5+	2+	11A3		Indexed	7+	3 -
BE	LDX	Extended	6	3	EF	STU	Indexed	5+	2+	11AC		Indexed		3-
BF	STX	Extended	<u>1°</u>		FO	SUBB	Extended	15	3	11B3		Extended		4
					F1	СМРВ	▲	5	3	11BC	CMPS	Extended	8	1 4
1					F2	SBCB		5	3	1			1	1
1					F3	ADDD		7	3	1		1		1
1					F4	ANDB		5	3	1	1			1
					F5	BITB		5	3	1		4	1	
					F6	LDB	1	5	3		1		1	
					F7	STB		5	3				1	
NOT	E: All unused opco	des are bo	oth un	defined	F8	EORB		5	3	ł				
1	and illegal				F9	ADCB		5	3	1				1
					FA	ORB	♥.	5	3					
1					FB	ADDB	Extende		3		1		1	
					FC	LDD	Extende		3		1			1
					FD	STD	1	6	3	1				1
1					FE	LDU	Evianda		3	1		1		1
1					FF	STU	Extende	٩ı	1 3	1	L	1		1

TABLE 9 — HEXADECIMAL VALUES OF MACHINE CODES (CONTINUE)
--

## MOTOROLA MICROPROCESSOR DATA

3-1392

#### FIGURE 19 - PROGRAMMING AID

								drees	ing N	Aodee	•											1
		Im	medi	ate		Direc	t	ŀ	dexe	d	E	tend	bed	1	here	mt	1	5	3	2	1	0
Instruction	Forms	Op	-	1	Ор	~	1	Оp	~	1	Öp	~	1	Ор	~	1	Description	н	N	Z	V	С
ABX														3A	3	1	B + X - X (Unsigned)	•	•	•	Ŀ	٠
ADC	ADCA	89	2	2	99	4	2	A9	4+	2+	B9	5	3				A+M+C-A	1	1	I.	1	1
ADD	ADCB ADDA	C9 8B	2	2	D9 98	4	2	E9	4+	2+	F9	5	3		<u> </u>		B+M+C→B	1	1	Ľ	1	1
AUU	ADDA	CB	2	2	DB	4	2	AB EB	4+ 4+	2+	BB FB	5 5	3				A+M→A B+M→B				1	
	ADDD	C3	4	3	D3	6	2	E3	6+	2+	F3	7	3			Į.	D+M:M+1→D		li			
AND	ANDA	84	2	2	94	4	2	A4	4+	2+	B4	5	3			t		•	1	1	0	•
	ANDB	C4	2	2	D4	4	2	E4	4+	2+	F4	5	3				BAM→B	•	1	1	0	•
	ANDCC	1C	3	2	L				ļ		L							+-	ļ	-		7
ASL	ASLA												1	48	2	1 !		8 8	1	1		1
	ASL				08	6	2	68	6+	2+	78	7	3	58	2	1		8	1	1		
ASR	ASRA		<u> </u>			<u> </u>						ŕ	۲,	47	2	1		8	1	1	÷	1
	ASRB													57	2	1	│ <sup>╔</sup> ╏┶┥ <u>╷╷╷╷</u>	8	i.	i	•	i i
	ASR				07	6	2	67	6+	2+	77	7	3				M 67 60 C	8	1	1	•	1
BIT	BITA	85	2	2	95	4	2	A5	4+	2+	B5	5	3				Bit Test A (M A A)	•	1	1	0	•
CLR	BITB	C5	2	2	D5	4	2	E5	4+	2+	F5	5	3	45	-	<u> </u> .	Bit Test B (M A B)	ŀ	1	1	0	•
CLR	CLRB													4F 5F	2		0 – A 0 – B		0	1	0	0
	CLR				OF	6	2	6F	6+	2+	7F	7	3	, <sup>3</sup>	-		0-M		ŏ	1	ŏ	ŏ
CMP	СМРА	81	2	2	91	4	2	A1	4 +	2+	B1	5	3				Compare M from A	8	1	1		1
	СМРВ	C1	2	2	DI	4	2	E1	4 +	2+	F1	5	3				Compare M from B	8	1	1	1	1
	CMPD	10 83	5	4	10 93	7	3	10 A3	7+	3+	10 B3	8	4			1	Compare M.M+1 from D	•	11	1:	1	1
	CMPS	11	5	4	11	7	3	11	7+	3+	11	8	4			ł	Compare M:M+1 from S		<b> </b> 1	١.	1	1
		8C			9C			AC			BC							1	1.	1.	1	1.
	CMPU	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M:M + 1 from U	•	1	1:	1	t
	СМРХ	83 8C	4	2	93 9C		2	A3	<b>_</b>	2+	B3	7	<u>,</u>						Ι.	Ι.		١.
	CMPY	10	5	3	10	6 7	2 3	AC 10	6+	3+	BC 10	8	3			t	Compare M:M + 1 from X Compare M:M + 1 from Y					1
		8C	ľ		9C		Ŭ	AC			BC	J		1		1			1.	1.	$ \cdot $	1.
COM	СОМА		T		1				ļ					43	2	1	Ā→A	•	1	1	0	1
	сомв		1											53	2	1	В-в	•	1	1	0	۱
8.1.1.	сом				03	6	2	63	6+	2+	73	7	3				M→M	•	1	1	0	1
CWAI		3C	≥20	2	ļ				<b> </b>		<u> </u>	L	-				CC ∧ IMM→CC Wait for Interrupt		L	_		7
DAA	DECA	<b> </b>						—	L			<u> </u>	<u> </u>	19 4A	2	1	Decimal Adjust A	•	1	1	0	1
DEC	DECA DECB													5A	2	1	$A = 1 \rightarrow A$ $B = 1 \rightarrow B$		1	1		1:
	DEC				0A	6	2	6A	6+	2+	7A	7	3	0,1	-	1	M - 1→M					
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	B8	5	3	1		<u> </u>	A₩M→A		1	1	0	•
	EORB	C8	2	2	D8	4	2	E8	4+	2+	F8	5	3	1			B ↔ M – B	•	1	1	0	•
EXG	R1, 82	1E	8	2													$R1 \rightarrow R2^2$	•	•	•	•	•
INC	INCA	1												4C	2	11	A + 1 A	•	1	1	1	•
	INCB				oc	ô	2	6C	6+	2+	70	7	3	5C	2	1	$B + 1 \rightarrow B$ $M + 1 \rightarrow M$	:	1			:
JMP		1	1		OE	3	2	6E	3+	2+	7E	4	3	+	<u>+</u>	+	EA <sup>3</sup> -PC	•	÷	t:	÷	
JSR	·······		t		9D	7	2	AD	7+	2+	BD	8	3			+	Jump to Subroutine	•			-	
LD	LDA	86	2	2	96	4	2	A6	4+	2+	B6	5	3	t —	-	+	M-A		1	1	0	•
	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3	1			м-в	•	i	i	0	•
	LDD	CC	3	3	DC	5	2	EC	5+	2+	FC	6	3				M.M + 1→D	•	1	1	0	•
	LDS	10 CE	4	4	10 DE	6	3	10 EE	6+	3+	10 FE	7	4			1	M:M+1S	•	1	1	0	•
	LDU	CE	3	3	DE	5	2	EE	5+	2+	FE	6	3	ł	[		M.M+1-U				0	۱.
	LDX	8E	3	3	9E	5	2	AE	5+	2+	BE	6	3	[			$M M + 1 \rightarrow X$			i	ŏ	•
	LDY	10	4	4	10	6	3	10	6+	3+	10	7	4		ľ		M:M + 1→Y	•	1	1	0	•
	1.540	8E	+	<u> </u>	.9E	+		AE	<u> </u>		BE	<b>∤</b> —	+	<del> </del>			EA <sup>3</sup> -S	+	+-	┣-	$\vdash$	-
LEA	LEAS LEAU		1					32 33	4+ 4+	2+ 2+							EA3-5 EA3-U	:	:	:	:	1:
	LEAX							30	4+	2+			1				EA <sup>3</sup> -X					:
	LEAY		1		1			31	4+	2+		l	1	ł			EA <sup>3</sup> -Y	•	•	i	•	•
EGEND	•	•	•	•	•	M		Comp	Ieme	nt of	м			•		•	t Test and set if true, cle	1	4.0	the		
	ion Code (	Неха	decir	mail		-		ransi										alev	0 0	uie	4413	se
	er of MPU					н						21					Not Affected     Condition Code Region					
	er of Progr	,				N					h bit (	ונ					CC Condition Code Registe	er				
	•	aniD	yies					legat		-	UIU						Concatenation					
	etic Plus					Z		ero r									V Logical or					
	etic Minus	<b>`</b>				V					ompl	emer	nt				A Logical and					
<ul> <li>Multipl</li> </ul>	lγ					С	C	arry	from	ALL	J						Honical Exclusive or					

Multiply

- C Carry from ALU

- Concatenation
- V Logical or
- A Logical and

## MOTOROLA MICROPROCESSOR DATA

3-1393

							Add	iressi	ng N	lodes											T	
		Im	media	te	1	Direct			dexe		Ex	tend	ed	In	here	nt		5	3	2	1	0
Instruction	Forms	Op	~ ]	1	Ор	~	1	Op	~	1	Ор	~	1	Op	~	1	Description	н	N	Z	V	С
LSL	LSLA LSLB LSL				08	6	2	68	6+	2 +	78	7	3	48 58	2 2	1		•	1 1 1	1 1 1	1 1 1	1 1 1
LSR	LSRA LSRB LSR				04	6	2	64	6+	2+	74	7	3	44 54	2 2	1	$ \begin{array}{c} A\\ B\\ M \end{array} \\ 0 \longrightarrow [1]{} 1 \\ b_7 \\ b_0 \\ c \end{array} $	•	0 0 0	1 1 1	•	1 1 1
MUL														3D	11	1	A × B → D (Unsigned)	•	٠	1	•	9
NEG	NEGA NEGB NEG			i	00	6	2	60	6+	2+	70	7	3	40 50	2 2	1	A + 1 → A B + 1 → B M + 1 → M	8 8 8	1 1 1	1 1 1	1 1 1	1 1 1
NOP														12	2	1	No Operation	ŀ	•	•	•	•
OR	ORA ORB ORCC	8A CA 1A	2 2 3	2 2 2	9A DA	4	2 2	ÀA EA	4 + 4 +	2+ 2+	BA FA	5 5	3				A V M-A B V M-B CC V IMM-CC	:	1	1	0 0 7	•
PSH	PSHS PSHU	34 36	5+4 5+4	2 2													Push Registers on S Stack Push Registers on U Stack	:	:	:	:	•
PUL	PULS PULU	35 37	5+4 5+4	2 2													Pull Registers from S Stack Pull Registers from U Stack	:	:	:	:	:
ROL	ROLA ROLB ROL				09	6	2	69	6+	2+	79	,	3	49 59	2 2	1		•	1	1	1	1 1 :
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1			1	1 1 1	•	::
RTI		1 -										1	1	3B	6×15	1	Return From Interrupt					-
RTS		1											1	39	5	1	Return from Subroutine	•	•	•	•	•
SBC	SBCA SBCB	82 C2	22	2	92 D2	4	2 2	A2 E2	4 + 4 +	2+ 2+	B2 F2	5 5	3				$A - M - C \rightarrow A$ $B - M - C \rightarrow B$	8 8	1 1	1	1	:
SEX		<u> </u>			İ				1		1-		Ι	۱D	2	1	Sign Extend B into A	ŀ	1	1	10	•
ST	STA STB STD STS STU STU				97 D7 D0 10 DF 9F	445655	2 2 2 3 2 2 2	A7 E7 ED 10 EF EF AF	4+ 4+ 5+ 6+ 5+		87 F7 FD 10 FF FF BF	5 5 6 7 6 6	3 3 4 3 3 3				A = M B = M D = M M + 1 S = M M + 1 U = M M + 1 X = M M + 1	•	1		0000 0000	•
SUB	STY SUBA	80	2	2	10 9F 90	6	3	10 AF A0	6+ 4+	3+	10 BF B0	7	4		-		$Y \rightarrow M M + 1$	8	1	1.1	1	1
	SUBB SUBD	C0 83	2 4	2 3	D0 93	4 6	2	E0 A3	4 + 6 +	2+ 2+	F0 B3	5 7	3 3		_		B – M – B D – M M + 1 – D	•	1	1	1	li
SWI	SWI <sup>6</sup> SWI2 <sup>6</sup> SWI3 <sup>6</sup>													3F 10 3F 11	19 20 20	1 2 1	Software Interrupt 1 Software Interrupt 2 Software Interrupt 3	•		•	•	•
	L		1	1	L	ļ	<b> </b>	Ļ			<u> </u>		1	3F	≥4	$\frac{1}{1}$	Cueshing to lateringt					ŀ
SYNC		+	<u> </u>	+_		-	+	<b>-</b>	$\vdash$	╂──	+	+-	+	13	24	$\vdash$	Synchronize to interrupt R1-R2 <sup>2</sup>	+-	+		+•	ŀ.
TFR	R1, R2 TSTA	1F	6	2	+		-		+		+	+		4D	2	1	Test A		1	1	0	:
	TSTB TST	1			OD	6	2	6D	6+	2+	7D	7	3	5D	2	1	Test B Test M		1	1	0	

#### FIGURE 19 - PROGRAMMING AID (CONTINUED)

NOTES:

 This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table. Table 2.

2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP

The 16 bit registers are: X, Y, U, S, D, PC

3. EA is the effective address.

4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.

5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).

6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.

7. Conditions Codes set as a direct result of the instruction.

8. Vaue of half-carry flag is undefined.

9. Special Case - Carry set if b7 is SET.

## MOTOROLA MICROPROCESSOR DATA

3-1394

#### FIGURE 19 - PROGRAMMING AID (CONTINUED)

**Branch Instructions** 

		Addressing Mode						Γ		
			Relative		1	5	3	2	1	0
Instruction	Forms	OP			Description	H	N	Z	۷	С
BCC	BCC LBCC	24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	:	:	•	•	•
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	:	:	:	•	•
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch Z = 1 Long Branch Z = 0	:	•	•	•	:
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch≥Zero Long Branch≥Zero	•	:	:	•	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch>Zero Long Branch>Zero	•	•	•	•	•
вні	BHI LBHI	22 10 22	3 5(6)	2 4	Branch Higher Long Branch Higher	•	••	••	•	•
BHS	BHS LBHS	24 10 24	3 5(6)	2 4	Branch Higher or Same Long Branch Higher or Same	•	•	•	•	•
BLE	BLE LBLE	2F 10 2F	3 5(6)	2 4	Branch≤Zero Long Branch≤Zero	•	•••	••	•	:
BLO	BLO LBLO	25 10 25	3 5(6)	2 4	Branch lower Long Branch Lower	••	•	•	•	•

			kiress Mode lelativ			5	3	2	1	0
Instruction	Forms	OP	~ 5	1	Description	H	N			č
BLS	BLS LBLS	23 10	3	2	Branch Lower or Same Long Branch Lower	•	•	•	•	•
	1010	23			or Same		-	1	-	·
BLT	BLT LBLT	2D 10 2D	3 5(6)	2 4	Branch <zero Long Branch<zero< td=""><td>:</td><td>•</td><td>•</td><td>:</td><td>•</td></zero<></zero 	:	•	•	:	•
BMI	BMI LBMI	28 10 28	3 5(6)	2 4	Branch Minus Long Branch Minus	:	•	•	:	:
BNE	BNE LBNE	26 10 26	3 5(6)	2 4	Branch Z = 0 Long Branch Z≠0	:	•	:	•	•
BPL	BPL LBPL	2A 10 2A	3 5(6)	2 4	Branch Plus Long Branch Plus	•	•	•	•	•.
BRA	BRA LBRA	20 16	3 5	2 3	Branch Always Long Branch Always	•	•		•	:
BRN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	•	•	•••	•	•
BSR	BSR LBSR	8D 17	7 9	2 3	Branch to Subroutine Long Branch to Subroutine	•	•	:	•	:
BVC	BVC LBVC	29 10 28	3 5(6)	2 4	Branch V = 0 Long Branch V = 0	:	:	:	•	:
BVS	BVS LBVS	29 10 29	3 5161	2 4	Branch V = 1 Long Branch V = 1	:	:	:	•	:

#### SIMPLE BRANCHES

	OP	~	. *
BRA	20	з	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIGNED CONDITIONA	L BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
<i>r</i> = <b>m</b>	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

#### SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BHI	22	BLS	23
r≥m	BHS	24	BLO	25
r = m	BEQ	27	BNE	26
r≤m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

NOTES:

1. All conditional branches have both short and long variations.

2. All short branches are two bytes and require three cycles.

3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.

4. All conditional long branches require four bytes and six cycles if the branch is taken or five cycles if the branch is not taken.

## MOTOROLA MICROPROCESSOR DATA

3-1395

## **ORDERING INFORMATION**

Package Type	Frequency	Temperature Range	Order Number
Plastic	1.0 MHz	0°C to 70°C	MC6809P
P Suffix	1.0 MHz	– 40°C to 85°C	MC6809CP
	1.5 MHz	0°C to 70°C	MC68A09P
	1.5 MHz	– 40°C to 85°C	MC68A09CP
	2.0 MHz	0°C to 70°C	MC68B09P
	2.0 MHz	- 40°C to 85°C	MC68B09CP
Cerdip	1.0 MHz	0°C to 70°C	MC6809S
S Suffix	1.0 MHz	- 40°C to 85°C	MC6809CS
	1.5 MHz	0°C to 70°C	MC68A09S
	1.5 MHz	– 40 °C to 85 °C	MC68A09CS
	2.0 MHz	0 °C to 70 °C	MC68B09S
	2.0 MHz	- 40 C to 85 C	MC68B09CS

## PIN ASSIGNMENT

Vss∎1 ●	
NMi 🖸 2	39 XTAL
IRQ 3	38 DEXTAL
FIRO 14	37 RESET
85 <b>0</b> 5	
ВАС6	35 <b>p</b> Q
Vcc <b>⊈</b> 7	34 <b>D</b> E
A0 <b>0</b> 8	33 DMA/BREQ
A1 <b>0</b> 9	32 <b>D</b> R/W
A2 🖸 10	31 <b>D</b> D0
A3 🕻 11	30 <b>p</b> D1
A4 🖸 12	29 D2
A5 <b>[</b> 13	28 D3
A6 <b>[</b> 14	27 <b>D</b> 04
A7 <b>1</b> 15	26 <b>D</b> 5
A8 🖸 16	25 <b>D</b> D6
A9 🖸 17	24 <b>D</b> D7
A10 <b>[</b> 18	23 <b>1</b> A15
A11 <b>[</b> 19	22 <b>D</b> A14
A12 <b>0</b> 20	21 <b>D</b> A13

## MOTOROLA MICROPROCESSOR DATA

3-1396